



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/624,509	07/23/2003	Isao Takayanagi	M4065.0905/P905	7407
24998	7590	04/17/2008	EXAMINER	
DICKSTEIN SHAPIRO LLP 1825 EYE STREET NW Washington, DC 20006-5403			TRAN, NHAN T	
		ART UNIT	PAPER NUMBER	
		2622		
		MAIL DATE		DELIVERY MODE
		04/17/2008		PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No.	Applicant(s)	
	10/624,509	TAKAYANAGI, ISAO	
	Examiner	Art Unit	
	NHAN T. TRAN	2622	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 04 January 2008.
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 1-4,6-11,51-55,57-59 and 62-66 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) 51 is/are allowed.
 6) Claim(s) 1-4,6-11,52-55,57-59 and 62-66 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____ .
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date _____.	6) <input type="checkbox"/> Other: _____ .

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 1/4/2008 with respect to claim 51 have been fully considered and are persuasive. The rejection of this claim has been withdrawn.
2. Applicant's arguments filed 1/4/2008 with respect to claims 1-4, 6-11, 52-55, 57-59, 62-66 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 112

3. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
4. Claims 63 & 64 are rejected under 35 U.S.C. 112, second paragraph, as being incomplete for omitting essential structural cooperative relationships of elements, such omission amounting to a gap between the necessary structural connections. See MPEP § 2172.01. The omitted structural cooperative relationships are:

Claims 63 and 64 recites "the background signal is readout from a no-data area of a memory disk." However, it is clearly seen from independent claims 1 and 52 that the background signal is **readout from the pixel array circuit**. It is not clear on how the background signal being **readout from a no-data area of a memory disk**. There is no structural connection between the independent claims 1 & 52 and claims 63 & 64.

Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

6. Claims 1, 4, 52, 54, 62 & 65 are rejected under 35 U.S.C. 102(b) as being anticipated by Iwai (US 6,072,527).

Regarding claim 1, Iwai discloses an imaging device (Fig. 1 & 2), comprising:
a pixel array circuit (CCD 6 shown in Fig. 1 and details in Fig. 6) that outputs an image signal including and a background signal (OB signal) caused by at least one of non-uniformity of illumination and optical shading (optical black OB shading as shown Figs. 6 & 7; see col. 5, line 63 – col. 6, line 44. It is noted that the claim limitations are written broad enough to read on the disclosure of Iwai);
a memory array circuit (sample and hold array circuit 7a and 7b in Fig. 1 inherently contains memory/buffer array in order to sample and hold the signal), coupled to said pixel array circuit, to store the background signal (col. 8, lines 6-20);
a data subtraction circuit (subtractor 8 in Fig. 1), coupled to said memory array circuit and said pixel array circuit, said data subtraction circuit performing a data subtraction operation on the pixel array output to remove said background signal from said image signal (see col. 8, lines 6-47).

Regarding claim 4, it is also seen from Fig. 1 of Iwai that each memory element in said memory array (7a & 7b) corresponds to a pixel circuit in said pixel array circuit (it should be noted that each pixel circuit of CCD 6 is connected to the sample and hold array 7a & 7b, thus each pixel array circuit corresponds to the memory array element in a broad sense).

Regarding claims 52 & 54, these claims are also met by the analysis of claims 1 & 4, respectively.

Regarding claims 62 & 65, as disclosed by Iwai in col. 7, lines 9-15, the background signal also includes a dark current which imposes a fixed pattern noise by inherency.

Claim Rejections - 35 USC § 102

7. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

8. Claims 1, 52, 62-65 are rejected under 35 U.S.C. 102(e) as being anticipated by Dai et al. (US 6,763,142).

Regarding claim 1, Dai discloses an imaging device (Fig. 1), comprising:

- a pixel array circuit (CCD array 20) that outputs an image signal including and a background signal caused by at least one of non-uniformity of illumination and optical shading (the target image inherently contains optical aberration noise known as non-uniformity of illumination or optical shading; see col. 1, lines 35-37 and col. 5, lines 14-31);
- a memory array circuit (24 in Fig. 1), coupled to said pixel array circuit, to store the background signal;
- a data subtraction circuit (27 in Fig. 1), coupled to said memory array circuit and said pixel array circuit, said data subtraction circuit performing a data subtraction operation on the pixel array output to remove said background signal from said image signal (see col. 1, lines 6-10; col. 4, lines 11-17 and col. 5, lines 45-56).

Regarding claim 52, this claim is also met by the analysis of claim 1.

Regarding claims 62 & 65, Dai clearly discloses that the background signal further comprises a fixed pattern noise signal (col. 4, lines 11-17).

Regarding claims 63 & 64, (*note that these claims are rejected as best understood in view of the 35 USC 112 rejection above*), Dai also disclose that the background signal is readout from a no-data of a memory disk (col. 4, lines 32-40, wherein the semiconductor device encompasses a memory disk).

Claim Rejections - 35 USC § 103

9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

10. Claims 2, 3, 6-11, 53, 54, 57-59 & 66 are rejected under 35 U.S.C. 103(a) as being unpatentable over Iwai (US 6,072,527) in view of Goren et al. (US 5,734,152).

Regarding claim 2, Iwai does not teach an image enhancement circuit that performs an edge enhancement operation on the image signal received from the data subtraction circuit..

However, as taught by Goren, an edge enhancement filter (30 in Fig. 2a) is provided in an analog domain after a differentiator circuit (4) but before a digital circuit (20 in Fig. 1a) so that the edges of captured image signal are much more pronounced and it is much easier to digitize and decode such an enhanced signal (see col. 6, lines 54-57 and col. 8, lines 15-18).

Therefore, it would have been obvious to one of ordinary skill in the art to implement an analog edge enhancement circuit after the subtraction circuit and prior to ADC circuit in Iwai so that the edges of captured image signal are much more pronounced and it is much easier to digitize and decode such an enhanced signal as taught by Goren.

Regarding claim 3, Iwai in view of Goren also discloses that the imaging device comprises an analog-to-digital converter (20 in Fig. 1a of Goren) which converts the signal received from the image enhancement circuit to a digital signal.

Regarding claim 6, the combined teaching of Iwai and Goren as discussed in claim 1 also meets the method claim 6 except for "an imager chip" that is understood as an integrated imaging circuit for implementing the method. However, an Official Notice is taken that it is notoriously well known in the art to integrate an image sensor with image processing modules into a single chip for reducing size of circuitry for a compact apparatus. Therefore, it would have been obvious to one of ordinary skill in the art to construct an imager chip that would implement the method for processing the image data as claimed to reduce circuit size, thereby providing a compact apparatus.

Regarding claim 7, Iwai and Goren as discussed in claim 6 further discloses that the analog image data is received from a pixel array (CCD 6 in Iwai) in said imager chip.

Regarding claim 8, Iwai and Goren as discussed in claim 6 also discloses that the analog image data is received from a memory array (sample and hold circuit 7a & 7b in Iwai) in said imager chip.

Regarding claim 9, it is seen from Iwai that the optical black signal in Iwai is considered as an offset variation signal since it is used as an offset to remove the dark shading (col. 7, lines 9-15).

Regarding claim 10, as disclosed by Iwai, the background signal also includes a dark current which imposes a fixed pattern noise by inherency (see Iwai, col. 7, lines 9-15).

Regarding claim 11, this claim is also met by the analysis of claim 3.

Regarding claims 53 & 54, these claims are also met by the analyses of claims 2 & 3, respectively.

Regarding claim 57, this claim is also met by the analyses of claims 1 & 6 above, wherein “an integrated circuit” is the imager chip and “a substrate” is inherent (i.e. silicon substrate) in the imager chip.

Regarding claims 58, 59 & 66, these claims are also met by the analyses of claims 2, 3 & 10, respectively.

Allowable Subject Matter

11. Claim 51 is allowed.

The reason for allowance can be found in the Applicant's remarks filed 1/4/2008.

Conclusion

12. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to NHAN T. TRAN whose telephone number is (571)272-7371. The examiner can normally be reached on Monday - Friday, 8:00am - 4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, David Ometz can be reached on (571) 272-7593. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Nhan T. Tran/
Primary Examiner, Art Unit 2622